

PORTAL [Subscribe \(Full Service\)](#) [Pay-per-Page \(Limited Service, Free\)](#) [Logout](#)

Search: The Guide [bypass capacitor damping resistance circuit design](#)

Searching within **The ACM Digital Library** for: bypass capacitor damping resistance circuit design ([start a new search](#))

Found 4 of 281,570

REFINE YOUR SEARCH

[Refine by Keywords](#)

[Refine by People](#)

[Refine by Publications](#)

Publication Year

From: To:

[Refine Search](#)

Publication Names
ACM Publications
Publishers

[Refine by Conferences](#)

ADVANCED SEARCH

[Advanced Search](#)

FEEDBACK

[Please provide us with feedback](#)

Found 4 of 281,570

Search Results Related SIGs Related Conferences

Results 1 - 4 of 4

[Save results to a Binder](#)

1 Integrated architectural/physical planning approach for minimization of current surge in high performance clock-gated microprocessors

[Yiran Chen, Kaushik Roy, Chenru Kok Koh](#)
August 2003 [ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and design](#)
Publisher: ACM [Request Permissions](#)
Full text available [PDF \(367.09 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [cited by](#), [index terms](#)

Bibliometrics: Downloads (5 Weeks): 0, Downloads (12 Months): 11, Downloads (Overall): 324, Citation Count: 1

We propose an integrated architectural/physical planning approach to reduce the power supply noise due to current surge in high performance, general-purpose, clock-gated microprocessors. The proposed approach combines dynamic selection of functional ...

Keywords: inductive noise, power supply noise

2 Theoretical and practical aspects of Iddq Sening: impact on measurement timing and quality

[B. Mihaila, H. Mambretti, L. Breitenbichler, S. Kerckhaert](#)
March 2008 [DATE '08: Proceedings of the conference on Design, automation and test in Europe](#)
Publisher: ACM
Full text available [PDF \(489.89 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Bibliometrics: Downloads (5 Weeks): 0, Downloads (12 Months): 11, Downloads (Overall): 17, Citation Count: 0

This paper discusses the parameters involved in making fast and reliable quiescent current (Iddq or Issq) measurements, with particular attention to the test setup and the point of measurement. For that purpose a detailed theoretical and practical study ...

3 Priority assignment optimization for minimization of current surge in high performance power efficient clock-gated microprocessors

[Yiran Chen, Kaushik Roy, Chenru Kok Koh](#)
January 2004 [ASP-DAC '04: Proceedings of the 2004 Asia and South Pacific Design Automation Conference](#)
Publisher: IEEE Press
Full text available [PDF \(272.86 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#)

Bibliometrics: Downloads (5 Weeks): 0, Downloads (12 Months): 5, Downloads (Overall): 88, Citation Count: 0

We propose an integrated architectural/physical-planning approach named priority assignment optimization to minimize the current surge in high performance power efficient clock-gated microprocessors. The proposed approach balances the current demands ...

4 Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL

[John G. Manoogian, Jasha Kim, Ian McClatchie, Jay Maxey, Manohar Shantakarao](#)
June 2003 [DAC '03: Proceedings of the 40th annual Design Automation Conference](#)
Publisher: ACM [Request Permissions](#)
Full text available [PDF \(490.09 KB\)](#) Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

Bibliometrics: Downloads (5 Weeks): 4, Downloads (12 Months): 13, Downloads (Overall): 320, Citation Count: 0

A self-biased PLL uses a sampled feed-forward filter network and a multi-stage inverse-linear programmable current mirror for constant loop dynamics that scale with reference frequency and are independent of multiplication factor, output frequency, and ...

Keywords: PLL, adaptive bandwidth, analog circuits, clock generation, clock multiplication, frequency synthesis, phase-locked loop, self biased

The ACM Portal is published by the Association for Computing Machinery. Copyright © 2010 ACM, Inc.

[Terms of Usage](#) [Privacy Policy](#) [Code of Ethics](#) [Contact Us](#)

Useful downloads: [Adobe Acrobat](#) [QuickTime](#) [Windows Media Player](#) [Real Player](#)

<http://portal.acm.org/results.cfm?coll=ACM&CFID=95574043&CFTOKEN=74858908&qu...> 7/1/2010